Processors can be broadly classified into two instruction set philosophies:
These represent two different approaches to designing CPU instruction sets and hardware complexity.
RISC (Reduced Instruction Set Computer) is a CPU architecture that uses a small, simple, and highly optimized set of instructions. Each instruction is designed to execute in one clock cycle (ideally).
Simplicity + speed = high performance
Examples:
CISC (Complex Instruction Set Computer) is a CPU architecture that uses a large and complex instruction set. Many instructions can perform multiple operations in a single instruction.
Complexity + rich instructions = compact programs
Examples:
The table below summarizes the most important exam-ready differences:
| Feature | RISC | CISC |
|---|---|---|
| Instruction Count | Few, simple instructions | Many, complex instructions |
| Instruction Length | Fixed-length | Variable-length |
| Execution Time | Usually 1 cycle per instruction | Multiple cycles per instruction |
| Addressing Modes | Few addressing modes | Many addressing modes |
| Operations | Simple operations | Complex operations (e.g., string move) |
| Registers | Large number of general-purpose registers | Less registers |
| Memory Access | Load/store architecture (only load & store access memory) | Many instructions access memory |
| Hardware Complexity | Simple hardware, more dependent on compiler | More complex hardware (microcode) |
| Pipeline Efficiency | Easy to pipeline due to fixed instruction size | Harder to pipeline because of variable size |
| Program Size | Larger programs (needs more instructions) | Smaller programs |
| Power Consumption | Lower | Higher |
| Examples | ARM, RISC-V, MIPS | x86, Intel 8086, VAX |
Load/Store architecture
Simple and fixed-format instructions
Large register file
Simple addressing modes
Hardwired control unit
Many complex instructions
MUL [MEM], R1Variable length instructions
Fewer registers
Rich addressing modes
Microprogrammed control unit
LOAD R1, B
LOAD R2, C
ADD R3, R1, R2
STORE A, R3
→ Simple instructions (each does one task)
ADD A, B, C ; May load B, add C to it, and store in A
→ A single complex instruction replaces multiple simpler ones
Modern architectures are a blend:
Open this section to load past papers