ScholarQuill logoScholarQuillUniversity Notes
My Semester
Explore Notes
Past Papers12 New
Video CoursesNew
Search
Settings
Study Tools
GPA/CGPA Calculator
Schedule & To-Do
Student Portal
Contact
Contact
ScholarQuill logo
My Semester
Explore Notes
Past Papers12 New
Video CoursesNew
Search
Settings
GPA/CGPA Calculator
Schedule & To-Do
Student Portal
Contact
ScholarQuill logoScholarQuillUniversity Notes
Study PortalCC-110Full Adder Operation
Ctrl + K
Login
Explore
Search
Semester
Papers
CGPA
    CC-110

    Digital Logic Design

    Progress0 / 63 done
    Topics63
    1Introduction to Digital Systems2Number Systems3Introduction to Boolean Algebra4Basic theorems and properties of Boolean Algebra5Boolean Functions6Logic Gates7NAND and NOR Implementation8Representation of Function in Sum of Minterms or Product of Maxterms9Simplification of Boolean function using Karnaugh Map10Don't care Conditions11The Tabulation Method12Introduction to Combinational Logic13Design of Adders14Design of Subtractors15Code Convertors16Analysis Procedure of Combinational Circuits17Binary Parallel Adders18Decimal Adders19Magnitude Comparator20Decoders and its applications21Multiplexers22Demultiplexers23Encoders24ROM25Programmable Logic Array (PLA)26Introduction to Sequential Circuits27Basic Flip Flop28Clocked RS Flip Flop29Clocked D Flip Flop30Clocked JK Flip Flop31Clocked T Flip Flop32Analysis of Clocked Sequential Circuits33State Reduction and Assignment34Flip Flop Excitation tables35Design Procedure36Design of Counters37Design with State Equations38Introduction to Registers39Shift Registers40Ripple Counters41Synchronous Counters42Timing Sequences43Memory Unit44Random Access Memory45Introduction to Programmable Logic Devices (CPLD, FPGA)46Lab Assignments using tools such as Verilog HDL/VHDL, MultiSim47Familiarization with Digital Electronic Trainer48Logic gates operations49Half Adder Operation50Full Adder Operation51Half Subtractor Operation52Full Subtractor Operation537-Segment Display Operation54Decoder Operation55BCD To 7-Segment Display56Multiplexer Operation57Using Multiplexer and Demultiplexer/Decoder58Multiplexing 7-Segment Displays59Comparator Operations60D Latch and Flip-Flop Operation61Latching BCD Data for Displaying On 7-Segment Display62JK Flip-Flop Operation63Random Access Memories
    8 min read
    Topic 50 of 63
    Topic Study Note Illustration
    50

    Full Adder Operation

    A Full Adder is a digital circuit that performs the addition of three binary bits: two significant bits and a carry-in bit (from a previous addition). Unlike...

    Full Adder Operation

    A Full Adder is a digital circuit that performs the addition of three binary bits: two significant bits and a carry-in bit (from a previous addition). Unlike a Half Adder, which only adds two bits, the Full Adder can handle the carry-in, making it essential for multi-bit binary addition. The Full Adder produces two outputs: the Sum (S) and the Carry-out (C_out).


    Inputs and Outputs of a Full Adder

    • Inputs:

      • A: The first bit to be added.
      • B: The second bit to be added.
      • Carry-in (C_in): The carry bit from a previous addition (if any).
    • Outputs:

      • Sum (S): The sum of the three input bits.
      • Carry-out (C_out): The carry-out bit, which is the overflow bit that is passed to the next addition.

    Truth Table of a Full Adder

    The Full Adder performs binary addition based on the following truth table:

    A B C_in Sum (S) Carry-out (C_out)
    0 0 0 0 0
    0 0 1 1 0
    0 1 0 1 0
    0 1 1 0 1
    1 0 0 1 0
    1 0 1 0 1
    1 1 0 0 1
    1 1 1 1 1

    Explanation of the Truth Table:

    • When A = 0, B = 0, and C_in = 0:
      The Sum (S) is 0, and there is no carry, so the Carry-out (C_out) is 0.

    • When A = 0, B = 0, and C_in = 1:
      The Sum (S) is 1, and there is no carry, so the Carry-out (C_out) is 0.

    • When A = 0, B = 1, and C_in = 1:
      The Sum (S) is 0, and there is a carry-out, so Carry-out (C_out) = 1.

    • When A = 1, B = 1, and C_in = 1:
      The Sum (S) is 1, and there is a carry-out, so Carry-out (C_out) = 1.


    Boolean Equations for Sum and Carry-out

    The outputs of the Full Adder can be expressed using Boolean algebra as follows:

    1. Sum (S):

      • The Sum output is the result of the XOR operation between the three inputs (A, B, and C_in).
      S=A⊕B⊕CinS = A \oplus B \oplus C_{\text{in}}S=A⊕B⊕Cin​

      This equation shows that the sum is 1 if the number of 1s in the inputs is odd.

    2. Carry-out (C_out):

      • The Carry-out output is 1 if at least two of the inputs are 1. This can be expressed as:
      Cout=(A⋅B)+(B⋅Cin)+(A⋅Cin)C_{\text{out}} = (A \cdot B) + (B \cdot C_{\text{in}}) + (A \cdot C_{\text{in}})Cout​=(A⋅B)+(B⋅Cin​)+(A⋅Cin​)

      This equation shows that the carry-out is 1 if any two or more inputs are 1.


    Logic Gate Implementation of a Full Adder

    The Full Adder can be implemented using a combination of XOR, AND, and OR gates:

    1. Sum (S):

      • The Sum is produced by XORing the three inputs A, B, and C_in.
      • First, XOR A and B: Temp=A⊕B\text{Temp} = A \oplus BTemp=A⊕B
      • Then, XOR the result with C_in to get the final Sum: S=Temp⊕CinS = \text{Temp} \oplus C_{\text{in}}S=Temp⊕Cin​
    2. Carry-out (C_out):

      • The Carry-out is produced by ORing the results of three AND operations:
        • AND A and B: A⋅BA \cdot BA⋅B
        • AND B and C_in: B⋅CinB \cdot C_{\text{in}}B⋅Cin​
        • AND A and C_in: A⋅CinA \cdot C_{\text{in}}A⋅Cin​
      • Finally, OR the results of the AND gates to get C_out: Cout=(A⋅B)+(B⋅Cin)+(A⋅Cin)C_{\text{out}} = (A \cdot B) + (B \cdot C_{\text{in}}) + (A \cdot C_{\text{in}})Cout​=(A⋅B)+(B⋅Cin​)+(A⋅Cin​)

    Circuit Diagram:

    • XOR gates are used to compute the Sum.
    • AND gates are used to compute the conditions for the carry.
    • OR gate combines the carry conditions to produce the final Carry-out.

    Full Adder Example

    Let’s walk through an example to better understand how the Full Adder works.

    Example 1:

    • Inputs: A = 1, B = 0, C_in = 1
      • Sum: S=A⊕B⊕Cin=1⊕0⊕1=0S = A \oplus B \oplus C_{\text{in}} = 1 \oplus 0 \oplus 1 = 0S=A⊕B⊕Cin​=1⊕0⊕1=0
      • Carry-out: Cout=(A⋅B)+(B⋅Cin)+(A⋅Cin)=(1⋅0)+(0⋅1)+(1⋅1)=1C_{\text{out}} = (A \cdot B) + (B \cdot C_{\text{in}}) + (A \cdot C_{\text{in}}) = (1 \cdot 0) + (0 \cdot 1) + (1 \cdot 1) = 1Cout​=(A⋅B)+(B⋅Cin​)+(A⋅Cin​)=(1⋅0)+(0⋅1)+(1⋅1)=1
      • Result: Sum = 0, Carry-out = 1

    Example 2:

    • Inputs: A = 1, B = 1, C_in = 1
      • Sum: S=A⊕B⊕Cin=1⊕1⊕1=1S = A \oplus B \oplus C_{\text{in}} = 1 \oplus 1 \oplus 1 = 1S=A⊕B⊕Cin​=1⊕1⊕1=1
      • Carry-out: Cout=(A⋅B)+(B⋅Cin)+(A⋅Cin)=(1⋅1)+(1⋅1)+(1⋅1)=1C_{\text{out}} = (A \cdot B) + (B \cdot C_{\text{in}}) + (A \cdot C_{\text{in}}) = (1 \cdot 1) + (1 \cdot 1) + (1 \cdot 1) = 1Cout​=(A⋅B)+(B⋅Cin​)+(A⋅Cin​)=(1⋅1)+(1⋅1)+(1⋅1)=1
      • Result: Sum = 1, Carry-out = 1

    Applications of Full Adder

    1. Multi-bit Addition:

      • Full Adders are used in the design of binary adders that add multi-bit numbers. Multiple Full Adders are chained together to add larger binary numbers, such as in a 4-bit or 8-bit adder.
    2. Arithmetic Logic Units (ALUs):

      • Full Adders are part of ALUs in processors, where they are used to perform addition, subtraction, and other arithmetic operations.
    3. Counters:

      • Full Adders are used in digital counters to increment values, particularly when carry propagation is involved.
    4. Digital Signal Processing:

      • Full Adders are used in many digital systems where binary numbers need to be added, such as in audio and video encoding or encryption.

    Conclusion

    The Full Adder is an essential component in digital electronics, enabling the addition of three bits: two significant bits and a carry-in. It produces two outputs: the Sum and the Carry-out. By using Full Adders in combination, more complex arithmetic operations like multi-bit addition can be performed. Full Adders are fundamental in arithmetic logic units (ALUs), binary addition circuits, and other digital systems.

    ← Previous topic 49
    Half Adder Operation
    Next topic 51 →
    Half Subtractor Operation

    Past Papers

    Open this section to view and download past papers

    Click on Show Past Papers to load available exam papers.

    Reading Progress
    0%
    8mremaining
    1.4kwords
    Intermediatelevel
    On This Page

    No headings found

    Study Toolkit

    Subject Portal

    Digital Logic Design