ScholarQuill logoScholarQuillUniversity Notes
My Semester
Explore Notes
Past Papers12 New
Video CoursesNew
Search
Settings
Study Tools
GPA/CGPA Calculator
Schedule & To-Do
Student Portal
Contact
Contact
ScholarQuill logo
My Semester
Explore Notes
Past Papers12 New
Video CoursesNew
Search
Settings
GPA/CGPA Calculator
Schedule & To-Do
Student Portal
Contact
ScholarQuill logoScholarQuillUniversity Notes
Study PortalCSI-306Multilevel Nand Nor Xo…
Ctrl + K
Login
Explore
Search
Semester
Papers
CGPA
    CSI-306

    Digital Logic Design

    Progress0 / 47 done
    Topics47
    1Overview of Binary Numbers2Boolean Algebra3Switching Algebra4Logic Gates5Karnaugh Map6Quin-McCluskey Methods7Simplification of Boolean Functions
    8Two-Level NAND/NOR Implementation9Tabular Minimization
    10Adders11Subtracters12Code Converters13Parity Checkers14Multilevel NAND/NOR/XOR Circuits15MSI Components16Design and Use of Encoders17Design and Use of Decoders18Design and Use of Multiplexers19BCD Adders20Comparators21Latches and Flip-Flops22Synchronous Sequential Circuit Design and Analysis23Registers24Synchronous and Asynchronous Counters25Memories26Control Logic Design27Wired Logic and Characteristics of Logic Gate Families28ROMs29PLDs30PLAs31State Reduction and Good State Variable Assignments32Algorithmic State Machine (ASM) Charts33Asynchronous Circuits34Memory Systems35Functional Organization36Multiprocessor and Alternative Architectures37Introduction to SIMD38Introduction to MIMD39Introduction to VLIW40Introduction to EPIC41Systolic Architecture42Interconnection Networks43Shared Memory Systems44Cache Coherence45Memory Models and Memory Consistency46Performance Enhancements47Contemporary Architectures
    8 min read
    Topic 14 of 47
    Topic Study Note Illustration
    14

    Multilevel NAND/NOR/XOR Circuits

    Multilevel circuits are digital circuits where logic gates are arranged in multiple levels to simplify the implementation of complex Boolean functions. These circuits use multiple stages of...

    Multilevel NAND/NOR/XOR Circuits

    Multilevel circuits are digital circuits where logic gates are arranged in multiple levels to simplify the implementation of complex Boolean functions. These circuits use multiple stages of gates (like NAND, NOR, XOR) to build up the desired logic functionality. The advantage of multilevel circuits is that they often reduce the number of gates required and, in some cases, minimize the gate count compared to single-level logic circuits, particularly when using universal gates like NAND and NOR.

    Let’s explore NAND, NOR, and XOR circuits in a multilevel design context.


    1. Multilevel NAND Circuit

    NAND gates are universal gates, meaning any Boolean function can be implemented using only NAND gates. Multilevel NAND circuits are built by combining multiple NAND gates in several stages.

    NAND Gate Characteristics:

    • The NAND gate is the negation of the AND gate.
    • The Boolean expression for a 2-input NAND gate is A⋅B‾\overline{A \cdot B}A⋅B, where AAA and BBB are the inputs.

    Example: Implementing a Boolean Function using NAND gates

    Consider the Boolean function F(A,B,C)=A⋅B+C‾F(A, B, C) = A \cdot B + \overline{C}F(A,B,C)=A⋅B+C.

    To implement this function using NAND gates in a multilevel circuit:

    1. First Level:

      • Implement the AND operation A⋅BA \cdot BA⋅B using a NAND gate, then invert it with another NAND gate to get A⋅BA \cdot BA⋅B.
        • AB=A⋅B‾‾AB = \overline{\overline{A \cdot B}}AB=A⋅B (Two NAND gates).
    2. Second Level:

      • Implement the NOT operation for CCC (i.e., C‾\overline{C}C) using a single NAND gate:
        • C‾=C⋅C‾\overline{C} = \overline{C \cdot C}C=C⋅C (One NAND gate).
    3. Third Level:

      • Implement the OR operation using De Morgan’s law, which states that A+B=A‾⋅B‾‾A + B = \overline{\overline{A} \cdot \overline{B}}A+B=A⋅B. To implement this OR using NAND gates, we invert both A⋅BA \cdot BA⋅B and C‾\overline{C}C with NAND gates.
        • F=(A⋅B)‾⋅C‾‾‾F = \overline{\overline{(A \cdot B)} \cdot \overline{\overline{C}}}F=(A⋅B)​⋅C​ (Two NAND gates).

    In total, we would need 5 NAND gates to implement F(A,B,C)=A⋅B+C‾F(A, B, C) = A \cdot B + \overline{C}F(A,B,C)=A⋅B+C in a multilevel design.


    2. Multilevel NOR Circuit

    The NOR gate is another universal gate, meaning any Boolean function can also be implemented using only NOR gates. In multilevel NOR circuits, the goal is to use a combination of NOR gates arranged in levels to implement complex Boolean functions.

    NOR Gate Characteristics:

    • The NOR gate is the negation of the OR gate.
    • The Boolean expression for a 2-input NOR gate is A+B‾\overline{A + B}A+B​.

    Example: Implementing a Boolean Function using NOR gates

    Consider the Boolean function F(A,B,C)=A+B⋅CF(A, B, C) = A + B \cdot CF(A,B,C)=A+B⋅C.

    To implement this function using NOR gates:

    1. First Level:

      • Implement the AND operation B⋅CB \cdot CB⋅C using De Morgan’s law:
        • B⋅C=B‾+C‾‾B \cdot C = \overline{\overline{B} + \overline{C}}B⋅C=B+C​. This is implemented using a NOR gate with BBB and CCC as inputs.
    2. Second Level:

      • Implement the OR operation for A+(B⋅C)A + (B \cdot C)A+(B⋅C) by using a NOR gate to first invert both AAA and (B⋅C)(B \cdot C)(B⋅C), then invert the result to produce the OR operation.
        • F=A+(B⋅C)‾=A‾+B⋅C‾‾F = \overline{A + (B \cdot C)} = \overline{\overline{A} + \overline{B \cdot C}}F=A+(B⋅C)​=A+B⋅C​.

    Thus, we need 4 NOR gates to implement the function F(A,B,C)=A+B⋅CF(A, B, C) = A + B \cdot CF(A,B,C)=A+B⋅C in a multilevel design.


    3. Multilevel XOR Circuit

    XOR (Exclusive OR) gates are useful for performing binary addition, parity checking, and other operations where a bit differs from another. XOR gates are not universal gates, but they are commonly used in multilevel circuits for certain tasks.

    XOR Gate Characteristics:

    • The XOR gate outputs true if the inputs are different, i.e., A⊕B=A⋅B‾⋅(A+B)A \oplus B = \overline{A \cdot B} \cdot (A + B)A⊕B=A⋅B⋅(A+B).

    Example: Implementing a Boolean Function using XOR gates

    Consider the Boolean function F(A,B,C)=A⊕(B⊕C)F(A, B, C) = A \oplus (B \oplus C)F(A,B,C)=A⊕(B⊕C).

    To implement this function using XOR gates:

    1. First Level:

      • Implement the inner XOR operation B⊕CB \oplus CB⊕C.
        • The Boolean expression for B⊕CB \oplus CB⊕C is (B⋅C‾)+(B‾⋅C)(B \cdot \overline{C}) + (\overline{B} \cdot C)(B⋅C)+(B⋅C), which can be implemented directly using an XOR gate.
    2. Second Level:

      • Implement the outer XOR operation A⊕(B⊕C)A \oplus (B \oplus C)A⊕(B⊕C).
        • This can be done by XORing AAA with the result of the first XOR operation.

    Thus, we need 2 XOR gates to implement the function F(A,B,C)=A⊕(B⊕C)F(A, B, C) = A \oplus (B \oplus C)F(A,B,C)=A⊕(B⊕C) in a multilevel design.


    Advantages of Multilevel NAND/NOR/XOR Circuits

    1. Gate Minimization:

      • Multilevel logic can reduce the number of gates required to implement a Boolean function compared to using only basic gates at the first level.
    2. Reduced Complexity:

      • Using NAND, NOR, and XOR gates in multiple levels can simplify complex Boolean functions, making the design more efficient.
    3. Cost-Effective Implementation:

      • In hardware design, multilevel circuits reduce the number of required components and, consequently, the cost of manufacturing.
    4. Speed Optimization:

      • Properly designed multilevel circuits can reduce the number of gate delays and improve the overall speed of the logic circuit.

    Disadvantages of Multilevel NAND/NOR/XOR Circuits

    1. Propagation Delay:

      • The longer the circuit (more levels), the more propagation delay it incurs. Each stage introduces a delay, and multiple levels can lead to slower overall performance.
    2. Design Complexity:

      • While multilevel circuits can minimize gates, they can also increase the design complexity in terms of layout and routing, especially in larger systems.
    3. Power Consumption:

      • More levels of gates may require more power due to the additional gates and switching activity.

    Conclusion

    Multilevel NAND, NOR, and XOR circuits are powerful tools in digital design, offering the potential for simpler, more cost-effective, and efficient designs. By strategically using universal gates like NAND and NOR or logic gates like XOR, complex Boolean functions can be implemented with fewer gates. These circuits are extensively used in digital systems like ALUs, arithmetic circuits, memory elements, and data processors, where minimizing logic gate usage and ensuring efficient performance are key design goals.

    ← Previous topic 13
    Combinational Logic Design: Parity Checkers
    Next topic 15 →
    MSI Components

    Past Papers

    Open this section to view and download past papers

    Click on Show Past Papers to load available exam papers.

    Reading Progress
    0%
    8mremaining
    1.4kwords
    Intermediatelevel
    On This Page

    No headings found

    Study Toolkit

    Subject Portal

    Digital Logic Design